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Abstract
The application of current generation computing machines
in safety-centric applications like implantable biomedical chips
and automobile safety has immensely increased the need for
reviewing the worst-case error behavior of computing devices
for fault-tolerant computation. In this work, we propose an
exact probabilistic error model that can compute the maximum
error over all possible input space in a circuit-specific manner
and can handle various types of structural dependencies in
the circuit. We also provide the worst-case input vector,
which has the highest probability to generate an erroneous
output, for any given logic circuit. We also present a study
of circuit-specific error bounds for fault-tolerant computation
in heterogeneous circuits using the maximum error computed
for each circuit. We model the error estimation problem as a
maximum a posteriori (MAP) estimate, over the joint error
probability function of the entire circuit, calculated efficiently
through an intelligent search of the entire input space using
probabilistic traversal of a binary join tree using Shenoy-Shafer
algorithm. We demonstrate this model using MCNC and
ISCAS benchmark circuits and validate it using an equivalent
HSpice model. Both results yield the same worst-case input
vectors and the highest % difference of our error model over
HSpice is just 1.23%. We observe that the maximum error
probabilities are significantly larger than the average error
probabilities, and provides a much tighter error bounds for
fault-tolerant computation. We also find that the error estimates
depend on the specific circuit structure and the maximum
error probabilities are sensitive to the individual gate failure
probabilities.
I. INTRODUCTION
Why maximum error? Industries like automotive and
health care, which employs safety-centric electronic devices,
have traditionally addressed high reliability requirements by
employing redundancy, error corrections, and choice of proper
assembly and packaging technology. In addition, rigorous
product testing at extended stress conditions filters out even
an entire lot in the presence of a small number of fail-
ures [38]. Another rapidly growing class of electronic chips
where reliability is very critical in implantable biomedical
chips [40], [41]. More interestingly, some of the safety ap-
proaches, such as redundancy and complex packaging, are
not readily applicable to implantable biomedical applications
because of low voltage, low power operation and small form
factor requirements. Also in future technologies like NW-
FET, CNT-FET [43], RTD [45], hybrid nano devices [15],
single electron tunneling devices [16], field coupled computing
devices like QCA’s [44] (molecular and magnetic) and spin-
coupled computing devices, computing components are likely
to have higher error rates (both in terms of defect and transient
faults) since they operate near the thermal limit and infor-
mation processing occurs at extremely small volume. Nano-
CMOS, beyond 22nm, is not an exception in this regard as
the frequency scales up and voltage and geometry scales down.
Also we have to note that, while two design implementation
choices can have different average probabilities of failures,
the lower average choice may in fact have higher maximum
probability of failure leading to lower yield in manufacturing
and more rejects during chip burn-in and extended screening.
A. Proposed Work
In this work, we present a probabilistic model to study
the maximum output error over all possible input space for a
given logic circuit. We present a method to find out the worst-
case input vector, i.e., the input vector that has the highest
probability to give an error at the output. In the first step of
our model, we convert the circuit into a corresponding edge-
minimal probabilistic network that represents the basic logic
function of the circuit by handling the interdependencies be-
tween the signals using random variables of interest in a com-
posite joint probability distribution function P(y1,y2, · · · ,yN).
Each node in this network corresponds to a random variable
representing a signal in the digital circuit, and each edge
corresponds to the logic governing the connected signals. The
individual probability distribution for each node is given using
conditional probability tables.
From this probabilistic network we obtain our probabilistic
error model that consists of three blocks, (i) ideal error free
logic, (ii) error prone logic where every gate has a gate error
probability ε i.e., each gate can go wrong individually by
a probabilistic factor ε and (iii) a detection unit that uses
comparators to compare the error free and erroneous outputs.
2The error prone logic represents the real time circuit under test,
whereas the ideal logic and the detection unit are fictitious
elements used to study the circuit. Both the ideal logic and
error prone logic would be fed by the primary inputs I.
We denote all the internal nodes, both in the error free and
erroneous portions, by X and the comparator outputs as O.
The comparators are based on XOR logic and hence a state
”1” would signify error at the output. An evidence set o is
created by evidencing one or more of the variables in the
comparator set O to state ”1” (P(Oi = 1) = 1). Then perform-
ing MAP hypothesis on the probabilistic error model provides
the worst-case input vector iMAP which gives max∀i P(i,o).
The maximum output error probability can be obtained from
P(Oi = 1) after instantiating the input nodes of probabilistic
error model with iMAP and inferencing. The process is repeated
for increasing ε values and finally the ε value that makes at
least one of the output signals completely random (P(Oi =
0) = 0.5,P(Oi = 1) = 0.5) is taken as the error bound for the
given circuit.
It is obvious that we can arrive at MAP estimate by enumer-
ating all possible input instantiations and compute the maxi-
mum P(i,o) by any probabilistic computing tool. The attractive
feature of this MAP algorithm lies on eliminating a significant
part of the input search-subtree based on an easily available
upper-bound of P(i,o) by using probabilistic traversal of a
binary Join tree with Shenoy-Shafer algorithm [20], [21]. The
actual computation is divided into two theoretical components.
First, we convert the circuit structure into a binary Join tree
and employ Shenoy-Shafer algorithm, which is a two-pass
probabilistic message-passing algorithm, to obtain multitude of
upper bounds of P(i,o) with partial input instantiations. Next,
we construct a Binary tree of the input vector space where each
path from the root node to the leaf node represents an input
vector. At every node, we traverse the search tree if the upper
bound, obtained by Shenoy-Shafer inference on the binary join
tree, is greater than the maximum probability already achieved;
otherwise we prune the entire sub-tree. Experimental results
on a few standard benchmark show that the worst-case errors
significantly deviate from the average ones and also provides
tighter bounds for the ones that use homogeneous gate-type
(c17 with NAND-only). Salient features and deliverables are
itemized below:
• We have proposed a method to calculate maximum output
error using a probabilistic model. Through experimental
results, we show the importance of modeling maximum
output error. (Fig. 9)
• Given a circuit with a fixed gate error probability ε, our
model can provide the maximum output error probability
and the worst-case input vector, which can be very useful
testing parameters.
• We present the circuit-specific error bounds for fault-
tolerant computation and we show that maximum output
errors provide a tighter bound.
• We have used an efficient design framework that employs
inference in binary join trees using Shenoy-Shafer algo-
rithm to perform MAP hypothesis accurately.
• We give a probabilistic error model, where efficient error
incorporation is possible, for useful reliability studies.
Using our model the error injection and probability of
error for each gate can be modified easily. Moreover, we
can accommodate both fixed and variable gate errors in a
single circuit without affecting computational complexity.
The rest of the paper is structured as follows, Section. II
gives a summary of some of the previous works on error
bounds for fault-tolerant computation along with some of the
reliability models established from these works, Section. III
explains the structure of our probabilistic error model, Sec-
tion. IV explains the MAP hypothesis and its complexity,
Section. V provides the experimental results, followed by
conclusion in Section. VI.
II. PRIOR WORK
A. State-of-the-art
The study of reliable computation using unreliable com-
ponents was initiated by von Neumann [1] who showed that
erroneous components with some small error probability can
provide reliable outputs and this is possible only when the
error probability of each component is less than 1/6. This
work was later enhanced by Pippenger [2] who realized von
Neumann’s model using formulas for Boolean functions. This
work showed that for a function controlled by k-arguments
the error probability of each component should be less than
(k− 1)/2k to achieve reliable computation. This work was
later extended by using networks instead of formulas to realize
the reliability model [3]. In [4], Hajek and Weller used the
concept of formulas to show that for 3-input gates the error
probability should be less than 1/6. Later this work was
extended for k-input gates [5] where k was chosen to be odd.
For a specific even case, Evans and Pippenger [6] showed that
the maximum tolerable noise level for 2-input NAND gate
should be less than (3−√7)/4 = 0.08856 · · ·. Later this result
was reiterated by Gao et al for 2-input NAND gate, along
with other results for k-input NAND gate and majority gate,
using bifurcation analysis [7] that involves repeated iterations
on a function relating to the specific computational component.
While there exists studies of circuit-specific bounds for circuit
characteristics like switching activity [8], the study of circuit-
specific error bounds would be highly informative and useful
for designing high-end computing machines.
The study of fault-tolerant computation has expanded its
barriers and is being generously employed in fields like
nano-computing architectures. Reliability models like Triple
Modular Redundancy (TMR) and N-Modular Redundancy
(NMR) [9] were designed using the von Neumann model.
Expansion of these techniques led to models like Cascaded
Triple Modular Redundancy (CTMR) [10] used for nanochip
devices. In [11], the reliability of reconfigurable architectures
was obtained using NAND multiplexing technique and in [12],
majority multiplexing was used to achieve fault-tolerant de-
signs for nanoarchitectures. A recent comparative study of
these methods [13], indicates that a 1000-fold redundancy
would be required for a device error (or failure) rate of
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Fig. 1. (a) Digital logic circuit (b) Error model (c) Probabilistic error model
0.011. Many researchers are currently focusing on computing
the average error [18], [19] from a circuit and also on
the expected error to conduct reliability-redundancy trade-off
studies. An approximate method based on Probabilistic Gate
Model (PGM) is discussed by Han et al. in [14]. Here the
PGMs are formed using equations governing the functionality
between an input and an output. Probabilistic analysis of
digital logic circuits using decision diagrams is proposed in
[17]. In [26], the average output error in digital circuits is
calculated using a probabilistic reliability model that employs
Bayesian Networks.
In testing, the identification of possible input patterns to
perform efficient circuit testing is achieved through Auto-
matic Test Pattern Generation (ATPG) algorithms. Some of
the commonly used ATPG algorithms like D-algorithm [31],
PODEM (path-oriented decision making) algorithm [32] and
FAN (fanout-oriented test generation) algorithm [33] are deter-
ministic in nature. There are some partially probabilistic ATPG
algorithms [34], [35], [36] which are basically used to reduce
the input pattern search space. In order to handle transient
errors occurring in intermediate gates of a circuit, we need a
completely probabilistic model [37].
B. Relation to State-of-the-art
Our work concentrates on estimation of maximum error as
opposed to average error, since for higher design levels it is
important to account for maximum error behavior, especially
if this behavior is far worse than the average case behavior.
Also our work proposes a completely probabilistic model
as opposed to a deterministic model, where every gate of the
circuit is modeled probabilistically and the worst case input
pattern is obtained.
The bounds presented in all the above mentioned works
do not consider (i) combination of different logic units like
NAND and majority in deriving the bounds and (ii) do not
consider circuit structure and dependencies and error masking
that could occur in a realistic logic network, making the
bounds pessimistic. Our model encapsulates the entire circuit
structure along with the signal inter dependencies and so is
1Note that this does not mean 1 out of 100 devices will fail, it indicates
the devices will generate erroneous output 1 out of 100 times.
capable of estimating the error bound of the entire circuit as
opposed to a single logic unit.
III. PROBABILISTIC ERROR MODEL
The underlying model compares error-free and error-prone
outputs. Our model contains three sections, (i) error-free logic
where the gates are assumed to be perfect, (ii) error-prone
logic where each gate goes wrong independently by an error
probability ε and (iii) XOR-logic based comparators that
compare the error-free and error-prone primary outputs. When
error occurs, the error-prone primary output signal will not
be at the same state as the ideal error-free primary output
signal. So, an output of logic ”1” at the XOR comparator
gate indicates occurrence of error. For a given digital logic
circuit as in Fig. 1(a), the error model and the corresponding
probabilistic error model are illustrated in Fig. 1(b) and
Fig. 1(c) respectively. In Fig. 1(b) and Fig. 1(c), block 1 is
the error-free logic, block 2 is the error-prone logic with gate
error probability ε and block 3 is the comparator logic. In the
entire model, the error-prone portion given in block 2 is the
one that represents the real-time circuit. The ideal error-free
portion in block 1 and the comparator portion in block 3 are
fictitious and used for studying the given circuit.
We would like the readers to note that we will be represent-
ing a SET OF VARIABLES by bold capital letters, set of
instantiations by bold small letters, any SINGLE VARIABLE
by capital letters. Also probability of the event Yi = yi will be
denoted simply by P(yi) or by P(Yi = yi).
The probabilistic network is a conditional factoring of a
joint probability distribution. The nodes in the network are
random variables representing each signal in the underlying
circuit. To perfectly represent digital signals each random
variable will have two states, state ”0” and state ”1”. The
edges represent the logic that governs the connecting nodes
using conditional probability tables (CPTs). For example, in
Fig. 1(c), the nodes X1 and X4 are random variables repre-
senting the error-free signal X1 and the error-prone signal X4
respectively of the digital circuit given in Fig. 1(a). The edges
connecting these nodes to their parents I1 and I2 represent the
error-free AND logic and error-prone AND logic as given by
the CPTs in Table. I.
4TABLE I
CONDITIONAL PROBABILITY TABLES (CPTS) FOR ERROR-FREE AND
ERROR-PRONE AND LOGIC
Error-free AND
P(X1 = 1|I1,I2) P(I2 = 0) = 1 P(I2 = 1) = 1
P(I1 = 0) = 1 0 0
P(I1 = 1) = 1 0 1
Error-prone AND
P(X4 = 1|I1,I2) P(I2 = 0) = 1 P(I2 = 1) = 1
P(I1 = 0) = 1 ε ε
P(I1 = 1) = 1 ε 1-ε
Let us define the random variables in our probabilistic error
model as Y= I∪X∪O, composed of the three disjoint subsets
I, X and O where
1) I1, · · · , Ik ∈ I are the set of k primary inputs.
2) X1, · · · ,Xm ∈ X are the m internal logic signals for both
the erroneous (every gate has a failure probability ε) and
error-free ideal logic elements.
3) O1, · · · ,On ∈ O are the n comparator outputs, each one
signifying the error in one of the primary outputs of the
logic block.
4) N = k +m+ n is the total number of network random
variables.
Any probability function P(y1,y2, · · · ,yN), where
y1,y2, · · · ,yN are random variables, can be written as,
P(y1, · · · ,yN) = P(yN |yN−1,yN−2, · · · ,y1)
P(yN−1|yN−2,yN−3, · · · ,y1)
· · ·P(y1) (1)
This expression holds for any ordering of the random vari-
ables. In most applications, a variable is usually not dependent
on all other variables. There are lots of conditional indepen-
dencies embedded among the random variables, which can be
used to reorder the random variables and to simplify the joint
probability as,
P(y1, · · · ,yN) = ∏
v
P(yv|Pa(Yv)) (2)
where Pa(Yv) indicates the parents of the variable Yv, repre-
senting its direct causes. This factoring of the joint probability
function can be denoted as a graph with links directed from the
random variable representing the inputs of a gate to the random
variable representing the output. To understand it better let us
look at the error model given in Fig. 1(c). The joint probability
distribution representing the network can be written as,
P(i1, i2, i3,x1, · · · ,x6,o1) = P(o1|x6, · · · ,x1, i3, i2, i1)
P(x6|x5, · · · ,x1, i3, i2, i1)
· · ·P(i3)P(i2)P(i1) (3)
Here the random variable O1 is independent of the random
variables X1,X2,X4,X5, I1, I2, I3 given its parents X3,X6.
This notion explains the conditional independence between the
random variables in the network and it is mathematically de-
noted by I(O1,{X3,X6},{X1,X2,X4,X5, I1, I2, I3}). So for
O1, the probability distribution can be rephrased as,
P(o1|x6, · · · ,x1, i3, i2, i1) = P(o1|x6,x3) (4)
By implementing all the underlying conditional independen-
cies the basic joint probability distribution can be rephrased
as,
P(i1, i2, i3,x1, · · · ,x6,o1) = P(o1|x6,x3)P(x6|x5,x4)
P(x5|i3, i2)P(x4|i2, i1)
P(x3|x2,x1)P(x2|i3, i2) (5)
P(x1|i2, i1)P(i3)P(i2)P(i1)
The implementation of this probability distribution can
be clearly seen in Fig. 1(c). Each node is connected only
to its parents and not to any other nodes. The conditional
probability potentials for all the nodes are provided by the
CPTs. The attractive feature of this graphical representation
of the joint probability distribution is that not only does it
make conditional dependency relationships among the nodes
explicit but it also serve as a computational mechanism for
efficient probabilistic updating.
IV. MAXIMUM a Posteriori (MAP) ESTIMATE
As we mentioned earlier, in our probabilistic error model,
the network variables ,say Y, can be divided into three subsets
I, X and O where I1, · · · , Ik ∈ I represents primary input signals;
X1, · · · ,Xm ∈ X represents internal signals including the pri-
mary output signals; O1, · · · ,On ∈O represents the comparator
output signals. Any primary output node can be forced to be
erroneous by fixing the corresponding comparator output to
logic ”1”, that is providing an evidence o= {P(Oi = 1)= 1} to
a comparator output Oi. Given some evidence o, the objective
of the Maximum a posteriori estimate is to find a complete
instantiation iMAP of the variables in I that gives the following
joint probability,
MAP(iMAP,o) = max∀i
P(i,o) (6)
The probability MAP(iMAP,o) is termed as the MAP probabil-
ity and the variables in I are termed as MAP variables and the
instantiation iMAP which gives the maximum P(i,o) is termed
as the MAP instantiation.
For example, consider Fig 1. In the probabilistic
model shown in Fig 1(c), we have {I1, I2, I3} ∈ I;
{X1,X2,X3,X4,X5,X6}∈X; {O1}∈O. X3 is the ideal error-
free primary output node and X6 is the corresponding error-
prone primary output node. Giving an evidence o = {P(O1 =
1) = 1} to O1 indicates that X6 has produced an erroneous
output. The MAP hypothesis uses this information and finds
the input instantiation, iMAP, that would give the maximum
P(i,o). This indicates that iMAP is the most probable input in-
stantiation that would give an error in the error-prone primary
output signal X6. In this case, iMAP = {I1 = 0, I2 = 0, I3= 0}.
This means that the input instantiation {I1= 0, I2 = 0, I3= 0}
will most probably provide a wrong output, X6 = 1 (since the
correct output is X6 = 0).
We arrive at the exact Maximum a posteriori (MAP) esti-
mate using the algorithms by Park and Darwiche [28] [29]. It is
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Fig. 2. Search tree where depth first branch and bound search performed.
obvious that we could arrive at MAP estimate by enumerating
all possible input instantiations and compute the maximum
output error. To make it more efficient, our MAP estimates rely
on eliminating some part of the input search-subtree based on
an easily available upper-bound of MAP probability by using
a probabilistic traversal of a binary Join tree using Shenoy-
Shafer algorithm [20], [21]. The actual computation is divided
into two theoretical components.
• First, we convert the circuit structure into a binary Join
tree and employ Shenoy-Shafer algorithm, which is a two-
pass probabilistic message-passing algorithm, to obtain
multitude of upper bounds of MAP probability with
partial input instantiations (discussed in Section. IV-A).
The reader familiar with Shenoy-Shafer algorithm can
skip the above section. To our knowledge, Shenoy-Shafer
algorithm is not commonly used in VLSI context, so
we elaborate most steps of join tree creation, two-pass
join tree traversal and computation of upper bounds with
partial input instantiations.
• Next, we construct a Binary tree of the input vector
space where each path from the root node to the leaf
node represents an input vector. At every node, we
traverse the search tree if the upper bound, obtained
by Shenoy-Shafer inference on the binary join tree, is
greater than the maximum probability already achieved;
otherwise we prune the entire sub-tree. The depth-first
traversal in the binary input instantiation tree is discussed
in Section. IV-B where we detail the search process,
pruning and heuristics used for better pruning. Note that
the pruning is key to the significantly improved efficiency
of the MAP estimates.
A. Calculation of MAP upper bounds using Shenoy-Shafer
algorithm
To clearly understand the various MAP probabilities that
are calculated during MAP hypothesis, let us see the binary
search tree formed using the MAP variables. A complete
search through the MAP variables can be illustrated as shown
in Fig. 2 which gives the corresponding search tree for the
probabilistic error model given in Fig. 1(c). In this search
tree, the root node N will have an empty instantiation; every
intermediate node NiinterIinter will be associated with a subset Iinter
of MAP variables I and the corresponding partial instantiation
iinter; and every leaf node NiI will be associated with the entire
set I and the corresponding complete instantiation i. Also each
node will have v children where v is the number of values
or states that can be assigned to each variable Ii. Since we
are dealing with digital signals, every node in the search tree
will have two children. Since the MAP variables represent the
primary input signals of the given digital circuit, one path from
the root to the leaf node of this search tree gives one input
vector choice. In Fig. 2, at node N01{I1,I2}, Iinter = {I1, I2} and
iinter = {I1 = 0, I2 = 1}. The basic idea of the search process
is to find the MAP probability MAP(i,o) by finding the upper
bounds of the intermediate MAP probabilities MAP(iinter,o).
MAP hypothesis can be categorized into two portions.
The first portion involves finding intermediate upper bounds
of MAP probability, MAP(iinter ,o), and the second portion
involves improving these bounds to arrive at the exact MAP
solution, MAP(iMAP,o). These two portions are intertwined
and performed alternatively to effectively improve on the
intermediate MAP upper bounds. These upper bounds and
final solution are calculated by performing inference on the
probabilistic error model using Shenoy-Shafer algorithm [20],
[21].
Shenoy-Shafer algorithm is based on local computation
mechanism. The probability distributions of the locally con-
nected variables are propagated to get the joint probability
distribution of the entire network from which any individual or
joint probability distributions can be calculated. The Shenoy-
shafer algorithm involves the following crucial information
and calculations.
Valuations: The valuations are functions based on the prior
probabilities of the variables in the network. A valuation for a
variable Yi can be given as φYi = P(Yi,Pa(Yi)) where Pa(Yi) are
the parents of Yi. For variables without parents, the valuations
can be given as φYi = P(Yi). These valuations can be derived
from the CPTs (discussed in Section. III) as shown in Table II.
Combination: Combination is a pointwise multiplication
mechanism conducted to combine the information provided by
the operand functions. A combination of two given functions
fa and fb can be written as fa∪b = fa⊗ fb, where a and b are
set of variables. Table III provides an example.
Marginalization: Given a function fa∪b, where a and b are
set of variables, marginalizing over b provides a function
of a and that can be given as fa = f mar(b)a∪b . This process
6TABLE II
VALUATIONS OF THE VARIABLES DERIVED FROM CORRESPONDING CPTS
CPT
Error-free AND
P(X1 = 1|I1, I2) P(I2 = 0) = 1 P(I2 = 1) = 1
P(I1 = 0) = 1 0 0
P(I1 = 1) = 1 0 1
Error-prone AND
P(X4 = 1|I1, I2) P(I2 = 0) = 1 P(I2 = 1) = 1
P(I1 = 0) = 1 ε ε
P(I1 = 1) = 1 ε 1-ε
Input
P(I1 = 0) 0.5
P(I1 = 1) 0.5
Valuation
Error-free AND
X1 I1 I2 φX1
0 0 0 1
0 0 1 1
0 1 0 1
0 1 1 0
1 0 0 0
1 0 1 0
1 1 0 0
1 1 1 1
Error-prone AND
X4 I1 I2 φX4
0 0 0 1-ε
0 0 1 1-ε
0 1 0 1-ε
0 1 1 ε
1 0 0 ε
1 0 1 ε
1 1 0 ε
1 1 1 1-ε
Input
I1 φI1
0 0.5
1 0.5
TABLE III
COMBINATION
x y fxy
0 0 1
0 1 1
1 0 1
1 1 0
y z fyz
0 0 1
0 1 0
1 0 0
1 1 0
x y z fxyz = fxy ⊗ fyz
0 0 0 1x1
0 0 1 1x0
0 1 0 1x0
0 1 1 1x0
1 0 0 1x1
1 0 1 1x0
1 1 0 0x0
1 1 1 0x0
I1 I2
X1 X2
O 1
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Fig. 3. Illustration of the Fusion algorithm.
provides the marginals of a single variable or a set of variables.
Generally the process can be done by summing or maximizing
or minimizing over the marginalizing variables in b. Normally
the summation operator is used to calculate the probability
distributions. In MAP hypothesis both summation and maxi-
mization operators are involved.
The computational scheme of the Shenoy-Shafer algorithm
is based on fusion algorithm proposed by Shenoy in [22].
Given a probabilistic network, like our probabilistic error
model in Fig. 3(a), the fusion method can be explained as
follows,
1) The valuations provided are associated with the cor-
responding variables forming a valuation network as
shown in Fig. 3(b). In our example, the valuations are
φI1 for {I1}, φI2 for {I2}, φX1 for {X1, I1, I2}, φX2 for
{X2, I1, I2}, φO1 for {O1,X1,X2}.
2) A variable Yi ∈ Y for which the probability distribution
has to be found out is selected. In our example let us
say we select I1.
3) Choose an arbitrary variable elimination order. For
the example network let us choose the order as
O1,X1,X2,I2. When a variable Yi is eliminated, the
functions associated with that variable f 1Yi , · · · f
j
Yi are
combined and the resulting function is marginalized over
Yi. It can be represented as, ( f 1Yi ⊗·· ·⊗ f
j
Yi)
mar(Yi)
. This
function is then associated with the neighbors of Yi.
This process is repeated until all the variables in the
elimination order are removed. Fig. 3 illustrates the
fusion process.
Eliminating O1 yields the function (φO1)mar(O1) associ-
ated to neighbors X1,X2.
Eliminating X1 yields the function ((φO1)mar(O1) ⊗
φX1)mar(X1) associated to neighbors X2, I1, I2.
Eliminating X2 yields the function (((φO1)mar(O1) ⊗
φX1)mar(X1)⊗φX2)mar(X2) associated to neighbors I1, I2.
Eliminating I2 yields the function ((((φO1)mar(O1) ⊗
φX1)mar(X1) ⊗ φX2)mar(X2) ⊗ φI2)mar(I2) associated to
neighbor I1.
According to a theorem presented in [21], combining
the functions associated with I1 yields the probability
distribution of I1. φI1⊗ ((((φO1)mar(O1)⊗ φX1)mar(X1)⊗
φX2)mar(X2) ⊗ φI2)mar(I2) = (φI1 ⊗ φO1 ⊗ φX1 ⊗ φX2 ⊗
φI2)mar(O1,X1,X2,I2) = Probability distribution of I1 [21].
Note that the function φI1 ⊗ φO1⊗ φX1⊗ φX2⊗ φI2 rep-
resents the joint probability of the entire probabilistic
error model.
4) The above process is repeated for all the other variables
individually.
To perform efficient computation, an additional undirected
network called join tree is formed from the original proba-
bilistic network. The nodes of the join tree contains clusters of
nodes from the original probabilistic network. The information
of locally connected variables, provided through valuations, is
propagated in the join tree by message passing mechanism.
To increase the computational efficiency of the Shenoy-Shafer
algorithm, a special kind of join tree named binary join tree is
used. In a binary join tree, every node is connected to no more
than three neighbors. In this framework only two functions are
combined at an instance, thereby reducing the computational
complexity. We will first explain the method to construct a
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Fig. 4. (a) Partial illustration of Binary Join tree construction method for the first chosen variable. (b) Complete illustration of Binary Join tree construction
method.
binary join tree, as proposed by Shenoy in [21], and then
we will explain the inference scheme using message passing
mechanism.
Construction of Binary Join Tree: The binary join tree
is constructed using the fusion algorithm. The construction of
binary join tree can be explained as follows,
1) To begin with we have,
Λ =⇒ A set that contains all the variables from the
original probabilistic network. In our example, Λ =
{I1, I2,X1,X2,O1}.
Γ =⇒ A set that contains the subsets of variables,
that should be present in the binary join tree. i.e., the
subsets that denote the valuations and the subsets whose
probability distributions are needed to be calculated. In
our example, let us say that we need to calculate the
individual probability distributions of all the variables.
Then we have, Γ= {{I1}, {I2}, {X1,I1,I2}, {X2,I1,I2},
{O1,X1,X2}, {X1}, {X2}, {O1}}.
N =⇒ A set that contains the nodes of the binary join
tree and it is initially null.
E =⇒ A set that contains the edges of the binary join
tree and it is initially null.
We also need an order in which we can choose the
variables to form the binary join tree. In our example,
since the goal is to find out the probability distribution
of I1, this order should reflect the variable elimination
order (O1,X1,X2,I2,I1) used in fusion algorithm .
2) 1: while |Γ|> 1 do
2: Choose a variable Y ∈ Λ
3: ΓY = {γi ∈ Γ|Y ∈ γi}
4: while |ΓY |> 1 do
5: Choose γi ∈ ΓY and γ j ∈ ΓY such that ||γi ∪
γ j|| ≤ ||γm∪ γn|| for all γm,γn ∈ ΓY
6: γk = γi∪ γ j
7: N = N ∪{γi}∪{γ j}∪{γk}
8: E = E ∪{{γi,γk},{γ j,γk}}
9: ΓY = ΓY −{γi,γ j}
10: ΓY = ΓY ∪{γk}
11: end while
12: if |Λ|> 1 then
13: Take γi where γi = ΓY
14: γ j = γi−{Y}
15: N = N ∪{γi}∪{γ j}
16: E = E ∪{{γi,γ j}}
17: Γ = Γ∪{γ j}
18: end if
19: Γ = Γ−{γi ∈ Γ|Y ∈ γi}
20: Λ = Λ−{Y}
21: end while
3) The final structure will have some duplicate clusters.
Two neighboring duplicate clusters can be merged into
one, if the merged node does not end up having more
than three neighbors. After merging the duplicate nodes
we get the binary join tree.
Fig. 4 illustrates the binary join tree construction method for
the probabilistic error model in Fig. 3(a). Fig. 4(a) explains
a portion of the construction method for the first chosen
variable, here it is O1. Fig. 4(b) illustrates the entire method.
Note that, even though the binary join tree is constructed
with a specific variable elimination order for finding out the
probability distribution of I1, it can be used to find out the
probability distributions of other variables too.
Inference in binary join tree: Inference in a binary join
tree is performed using message passing mechanism. Initially
all the valuations are associated to the appropriate clusters. In
our example, at Fig. 5, the valuations are associated to these
following clusters,
- φI1 associated to cluster C11
8- φI2 associated to cluster C10
- φX1 associated to cluster C6
- φX2 associated to cluster C7
- φO1 associated to cluster C2
A message passed from cluster b, containing a variable set B,
to cluster c, containing a variable set C can be given as,
Mb→c = (φb ∏
a 6=c
Ma→b)mar(B\C) (7)
where φb is the valuation associated with cluster b. If cluster
b is not associated with any valuation, then this function is
omitted from the equation. The message from cluster b can
be sent to cluster c only after cluster b receives messages
from all its neighbors other than c. The resulting function is
marginalized over the variables in cluster b that are not in
cluster c. To calculate the probability distribution of a variable
Yi, the cluster having that variable alone is taken as root and
the messages are passed towards this root. Probability of Yi,
P(Yi), is calculated at the root. In our example, at Fig. 5(a),
to find the probability distribution of I1, the cluster C11 is
chosen as the root. The messages from all the leaf clusters
are sent towards C11 and finally the probability distribution
of I1 can be calculated as, P(I1) = MC9→C11⊗φI1. Also note
that the order of the marginalizing variables is O1,X1,X2,I2
which exactly reflects the elimination order used to construct
the binary join tree. As we mentioned before, this binary join
tree can be used to calculate probability distributions of other
variables also. In our example, at Fig. 5(b), to find out the
probability distribution of O1, cluster C1 is chosen as root and
the messages from the leaf clusters are passed towards C1 and
finally the probability distribution of O1 can be calculated as,
P(O1) = MC2→C1. Note that the order of the marginalizing
variables changes to I1,I2,X1,X2. We can also calculate joint
probability distributions of the set of variables that forms
a cluster in the binary join tree. In our example, the joint
probability P(I1, I2) can be calculated by assigning cluster
C9 as root. In this fashion, the probability distributions of any
individual variable or a set of variables can be calculated by
choosing appropriate root cluster and sending the messages
towards this root. During these operations some of the calcu-
lations are not modified and so performing them again will
prove inefficient. Using the binary join tree structure these
calculations can be stored thereby eliminating the redundant
recalculation. In the binary join tree, between any two clusters
b and c, both the messages Mb→c and Mc→b are stored.
Fig. 5(c) illustrates this phenomenon using our example.
If an evidence set e is provided, then the additional val-
uations {eYi |Yi ∈ e} provided by the evidences has to be
associated with the appropriate clusters. A valuation eYi for
a variable Yi can be associated with a cluster having Yi alone.
In our example, if the variable O1 is evidenced, then the
corresponding valuation eO1 can be associated with cluster
C1. While finding the probability distribution of a variable
Yi, the inference mechanism (as explained before) with an
evidence set e will give the probability P(Yi,e) instead of
P(Yi). From P(Yi,e), P(e) is calculated as, P(e) = ∑Yi P(Yi,e).
Calculation of the probability of evidence P(e) is crucial for
MAP calculation.
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Fig. 6. Binary join tree for the probabilistic error model in Fig. 1(c).
The MAP probabilities MAP(iinter,o) are calculated by per-
forming inference on the binary join tree with evidences iinter
and o. Let us say that we have an evidence set e = {iinter,o},
then MAP(iinter,o) = P(e). For a given partial instantiation
iinter, MAP(iinter,o) is calculated by maximizing over the MAP
variables which are not evidenced. This calculation can be
done by modifying the message passing scheme to accommo-
date maximization over unevidenced MAP variables. So for
MAP calculation, the marginalization operation involves both
maximization and summation functions. The maximization is
performed over the unevidenced MAP variables in I and the
summation is performed over all the other variables in X and
O. For MAP, a message passed from cluster b to cluster c is
calculated as,
Mb→c = max{Ib}∈{B\C}
∑
{Xb∪Ob}∈{B\C}
φb ∏
a 6=c
Ma→b (8)
where Ib ⊆ I\ Iinter, Xb ⊆ X, Ob ⊆O and {Ib,Xb,Ob} ∈ B.
Here the most important aspect is that the maximization and
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Fig. 7. Search process for MAP computation.
summation operators in Eq. 8 are non-commutative.
[∑
X
max
I
P](y)≥ [max
I ∑X P](y) (9)
So during message passing in the binary join tree, the valid
order of the marginalizing variables or the valid variable
elimination order should have the summation variables in X
and O before the maximization variables in I. A message
pass through an invalid variable elimination order can result
in a bad upper bound that is stuck at a local maxima and it
eventually results in the elimination of some probable instan-
tiations of the MAP variables I during the search process. But
an invalid elimination order can provide us an initial upper
bound of the MAP probability to start with. The closer the
invalid variable elimination order to the valid one, the tighter
will be the upper bound. In the binary join tree, any cluster
can be chosen as root to get this initial upper bound. For
example, in Fig. 5(b) choosing cluster C1 as root results in
an invalid variable elimination order I1,I2,X1,X2 and message
pass towards this root can give the initial upper bound. Also
it is essential to use a valid variable elimination order during
the construction of the binary join tree so that there is at least
one path that can provide a good upper bound.
Fig. 6 gives the corresponding binary join tree, for the prob-
abilistic error model given in Fig. 1(c), constructed with a valid
variable elimination order (O1,X3,X6,X1,X2,X4,X5,I3,I2,I1).
In this model, there are three MAP variables I1,I2,I3. The
MAP hypothesis on this model results in iMAP = {I1= 0, I2 =
0, I3 = 0}.
The initial upper bound MAP({},o) is calculated by choos-
ing cluster C2 as root and passing messages towards C2.
As specified earlier this upper bound can be calculated with
any cluster as root. With C2 as root, an upper bound will
most certainly be obtained since the variable elimination
order (I3,I2,I1,X4,X5,X1,X2,X3,X6) is an invalid one. But
since the maximization variables are at the very beginning
of the order, having C2 as root will yield a looser upper
bound. Instead, if C16 is chosen as root, the elimination order
(O1,X3,X6,X1,I3,X4,X5,I2,I1) will be closer to a valid order.
So a much tighter upper bound can be achieved. To calculate
an intermediate upper bound MAP(iinter,o), the MAP variable
Ii newly added to form iinter is recognized and the cluster
having the variable Ii alone is selected as root. By doing
this a valid elimination order and proper upper bound can
be achieved. For example, to calculate the intermediate upper
bound MAP({I1 = 0},o) where the instantiation {I1 = 0} is
newly added to the initially empty set iinter , a valid elimination
order should have the maximization variables I2,I3 at the end.
To achieve this, cluster C31 is chosen as root thereby yielding
a valid elimination order (O1,X3,X6,X1,X2,X4,X5,I3,I2).
B. Calculation of the exact MAP solution
The calculation of the exact MAP solution MAP(iMAP,o)
can be explained as follows,
1) To start with we have the following,
Iinter → subset of MAP variables I. Initially empty.
iinter → partial instantiation set of MAP variables Iinter.
Initially empty.
id1 , id2 → partial instantiation sets used to store iinter.
Initially empty.
iMAP → MAP instantiation. At first, iMAP = iinit ,
where iinit is calculated by sequentially initializing
the MAP variables to a particular instantiation and
performing local taboo search around the neighbors of
that instantiation [29]. Since this method is out of the
scope of this paper, we are not explaining it in detail.
MAP(iMAP,o) → MAP probability. Initially
10
MAP(iMAP,o) = MAP(iinit ,o) calculated by inferencing
the probabilistic error model.
v(Ii)→ number of values or states that can be assigned
to a variable Ii. Since we are dealing with digital
signals, v(Ii) = 2 for all i.
2) 1: Calculate MAP(iinter,o). /*This is the initial upper
bound of MAP probability.*/
2: if MAP(iinter,o)≥MAP(iMAP,o) then
3: MAP(iMAP,o) = MAP(iinter,o)
4: else
5: MAP(iMAP,o) = MAP(iMAP,o)
6: iMAP = iMAP
7: end if
8: while |I|> 0 do
9: Choose a variable Ii ∈ I.
10: Iinter = Iinter ∪{Ii}.
11: while v(Ii)> 0 do
12: Choose a value iv(Ii) of Ii
13: id1 = iinter ∪{Ii = iv(Ii)}.
14: Calculate MAP(id1 ,o) from binary join tree.
15: if MAP(id1 ,o)≥MAP(iMAP,o) then
16: MAP(iMAP,o) = MAP(id1 ,o)
17: id2 = id1
18: else
19: MAP(iMAP,o) = MAP(iMAP,o)
20: end if
21: v(Ii) = v(Ii)− 1
22: end while
23: iinter = id2
24: if |iinter|= 0 then
25: goto line 29
26: end if
27: I = I−{Ii}
28: end while
29: if |iinter|= 0 then
30: iMAP = iMAP
31: else
32: iMAP = iinter
33: end if
The pruning of the search process is handled in lines 11-
23. After choosing a MAP variable Ii, the partial instantiation
set iinter is updated by adding the best instantiation Ii = iv(Ii)
thereby ignoring the other instantiations of Ii. This can be
seen in Fig. 7 which illustrates the search process for MAP
computation using the probabilistic error model given in
Fig. 1(c) as example.
C. Calculating the maximum output error probability
According to our error model, the MAP variables represent
the primary input signals of the underlying digital logic circuit.
So after MAP hypothesis, we will have the input vector which
has the highest probability to give an error on the output. The
random variables I that represent the primary input signals are
then instantiated with iMAP and inferenced. So the evidence set
for this inference calculation will be e = {iMAP}. The output
error probability is obtained by observing the probability dis-
tributions of the comparator logic variables O. After inference,
the probability distribution P(Oi,e) will be obtained. From
this P(Oi|e) can be obtained as, P(Oi|e) = P(Oi,e)P(e) =
P(Oi,e)
∑Oi P(Oi,e)
.
Finally the maximum output error probability is given by,
maxi P(Oi = 1|e).
D. Computational complexity of MAP estimate
The time complexity of MAP depends on that of the depth
first branch and bound search on the input instantiation search
tree and also on that of inference in binary join tree. The
former depends on the number of MAP variables and the
number of states assigned to each variable. In our case each
variable is assigned two states and so the time complexity can
be given as O(2k) where k is the number of MAP variables.
This is the worst case time complexity assuming that the
search tree is not pruned. If the search tree is pruned, then
the time complexity will be < O(2k).
The time complexity of inference in the binary join tree
depends on the number of cliques q and the size Z of the
biggest clique. It can be represented as q.2Z and the worst
case time complexity can be given as O(2Z). In any given
probabilistic model with N variables, representing a joint
probability P(x1, · · ·xN), the corresponding jointree will have
Z < N always [24]. Also depending on the underlying circuit
structure, the jointree of the corresponding probabilistic error
model can have Z << N or Z close to N, which in turn
determines the time complexity.
Since for every pass in the search tree inference has to be
performed in the join tree to get the upper bound of MAP
probability, the worst case time complexity for MAP can be
given as O(2k+Z). The space complexity of MAP depends on
the number of MAP variables for the search tree and on the
number of variables N in the probabilistic error model and the
size of the largest clique. It can be given by 2k +N.2Z.
V. EXPERIMENTAL RESULTS
The experiments are performed on ISCAS85 and MCNC
benchmark circuits. The computing device used is a Sun server
with 8 CPUs where each CPU consists of 1.5GHz UltraSPARC
IV processor with at least 32GB of RAM.
A. Experimental procedure for calculating maximum output
error probability
Our main goal is to provide the maximum output error
probabilities for different gate error probabilities ε. To get
the maximum output error probabilities every output signal
of a circuit has to be examined through MAP estimation,
which is performed through algorithms provided in [30]. The
experimental procedure is illustrated as a flow chart in Fig. 8.
The steps are as follows,
1) First, an evidence has to be provided to one of the
comparator output signal variables in set O such that
P(Oi = 0) = 0 and P(Oi = 1) = 1. Recall that these
variables have a probability distribution based on XOR
logic and so giving evidence like this is similar to forcing
the output to be wrong.
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Take the probabilistic model for a  
given digital logic circuit  
Provide evidence P(or = 0) = 0 and P(or = 1) = 1 to 
out put or  where r = 1,…,n 
Perform MAP hypothesis   
Obtain the output probability  
P(or) = max P(oi = 1)  
                                         i
where i = 1,…,n.
Obtain the input instantiation i and
instantiate the input variables in the probabilistic 
model with i and perform inference.
Is
r = n 
Obtain the probability 
P(o) = max P(or = 1)  
                                         r
where r = 1,…,n. 
No
Yes
Fig. 8. Flow chart describing the experimental setup and process
TABLE IV
WORST-CASE INPUT VECTORS FROM MAP
Circuits No. of Input vector Gate error
Inputs probability ε
c17 5 01111 0.005 - 0.2
max flat 8 00010011 0.005 - 0.025
11101000 0.03 - 0.05
11110001 0.055 - 0.2
voter 12 000100110110 0.01 - 0.19
111011100010 0.2
2) The comparator outputs are evidenced individually and
the corresponding input instantiations i are obtained by
performing MAP.
3) Then the primary input variables in the probabilistic
error model are instantiated with each instantiation i and
inferenced to get the output probabilities.
4) P(Oi = 1) is noted from all the comparator outputs for
each i and the maximum value gives the maximum
output error probability.
5) The entire operation is repeated for different ε values.
B. Worst-case Input Vectors
Table IV gives the worst-case input vectors got from
MAP i.e., the input vectors that gives maximum output error
probability. The notable results are as follows,
• In max f lat and voter the worst-case input vectors from
MAP changes with ε, while in c17 it does not change.
• In the range {0.005-0.2} for ε, max f lat has three dif-
ferent worst-case input vectors while voter has two.
• It implies that these worst-case input vectors not only
depend on the circuit structure but could dynamically
change with ε. This could be of concern for designers
as the worst-case inputs might change after gate error
probabilities reduce due to error mitigation schemes.
Hence, explicit MAP computation would be necessary
TABLE V
RUN TIMES FOR MAP COMPUTATION
Circuit No. of No. of TimeInputs Gates
c17 5 6 0.047s
max flat 8 29 0.110s
voter 12 59 0.641s
pc 27 103 225.297s
count 35 144 36.610s
alu4 14 63 58.626s
malu4 14 92 588.702s
to judge the maximum error probabilities and worst-case
vectors after every redundancy schemes are applied.
C. Circuit-specific error bounds for fault-tolerant computation
The error bound for a circuit can be obtained by calculat-
ing the gate error probability ε that drives the output error
probability of at least one output to a hard bound beyond
which the output does not depend on the input signals or the
circuit structure. When the output error probability reaches
0.5(50%), it essentially means that the output signal behaves
as a non-functional random number generator for at least one
input vector and so 0.5 can be treated as a hard bound.
Fig. 9 gives the error bounds for various benchmark circuits.
It also shows the comparison between maximum and average
output error probabilities with reference to the change in gate
error probability ε. These graphs are obtained by performing
the experiment for different ε values ranging from 0.005 to 0.1.
The average error probabilities are obtained from our previous
work by Rejimon et.al [26]. The notable results are as follows,
• The c17 circuit consists of 6 NAND gates. The error
bound for each NAND gate in c17 is ε = 0.1055, which
is greater than the conventional error bound for NAND
gate, which is 0.08856 [6], [7]. The error bound of the
same NAND gate in voter circuit (contains 10 NAND
gates, 16 NOT gates, 8 NOR gates, 15 OR gates and
10 AND gates) is ε = 0.0292, which is lesser than the
conventional error bound. This indicates that the error
bound for an individual NAND gate placed in a circuit
can be dependent on the circuit structure. The same can
be true for all other logics.
• The maximum output error probabilities are much larger
than average output error probabilities, thereby reaching
the hard bound for comparatively lower values of ε,
making them a very crucial design parameter to achieve
tighter error bounds. Only for alu4 and malu4, the
average output error probability reaches the hard bound
within ε = 0.1(ε = 0.095 f or alu4,ε = 0.08 f or malu4),
while the maximum output error probabilities for these
circuits reach the hard bound for far lesser gate error
probabilities (ε= 0.0255 f or alu4,ε= 0.0235 f or malu4).
• While the error bounds for all the circuits, except c17,
are less than 0.08(8%), the error bounds for circuits
like voter, alu4 and malu4 are even less than 0.03(3%)
making them highly vulnerable to errors.
Table V tabulates the run time for MAP computation. The
run time does not change significantly for different ε values
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Fig. 9. Circuit-specific error bound for (a) c17, (b) max f lat, (c) voter, (d) pc, (e) count, (f) alu4, (g) malu4. The figures also show the comparison between
maximum and average output error probabilities, that indicates the importance of using maximum output error probability to achieve a tighter error bound.
TABLE VI
COMPARISON BETWEEN MAXIMUM ERROR PROBABILITIES ACHIEVED
FROM THE PROPOSED MODEL AND THE HSPICE SIMULATOR AT ε = 0.05
Circuit Model HSpice % diff over HSpice
c17 0.312 0.315 0.95
max flat 0.457 0.460 0.65
voter 0.573 0.570 0.53
pc 0.533 0.536 0.56
count 0.492 0.486 1.23
alu4 0.517 0.523 1.15
malu4 0.587 0.594 1.18
and so we provide only one run time which corresponds to
all ε values. This is expected as MAP complexity (discussed
in Sec. IV-D) is determined by number of inputs, and number
of variables in the largest clique which in turn depends on the
circuit complexity. It has to be noted that, even though pc has
less number of inputs than count, it takes much more time to
perform MAP estimate due to its complex circuit structure.
D. Validation using HSpice simulator
HSpice model: Using external voltage sources error can be
induced in any signal and it can be modeled using HSpice [42].
In our HSpice model we have induced error, using external
voltage sources, in every gate’s output. Consider signal O f
is the original error free output signal and the signal Op is
the error prone output signal and E is the piecewise linear
(PWL) voltage source that induces error. The basic idea is that
the signal Op is dependent on the signal O f and the voltage
E . Any change of voltage in E will be reflected in Op. If
E = 0v, then Op = O f , and if E = Vdd (supply voltage),
then Op 6= O f , thereby inducing error. The data points for
the PWL voltage source E are provided by computations on
a finite automata which models the underlying error prone
circuit where individual gates have a gate error probability ε.
Simulation setup: Note that, for an input vector of the
given circuit, a single simulation run in HSpice is not enough
to validate the results from our probabilistic model. Also
the circuit has to be simulated for each and every possible
input vectors to find out the worst-case one. For a given
circuit, the HSpice simulations are conducted for all possible
input vectors, where for each vector the circuit is simulated
for 1 million runs and the comparator nodes are sampled.
From this data the maximum output error probability and the
corresponding worst-case input vector are obtained.
Table VI gives the comparison between maximum er-
ror probabilities achieved from the proposed model and the
HSpice simulator at ε = 0.05. The notable results are as
follows,
• The simulation results from HSpice almost exactly coin-
cides with those of our error model for all circuits.
• The highest % difference of our error model over HSpice
is just 1.23%.
Fig. 10(a) gives the output error probabilities for the entire
input vector space of c17 with gate error probability ε = 0.05.
The notable results are as follows,
• It can be clearly seen that the results from both the
probabilistic error model and HSpice simulations show
that 01111 gives the maximum output error probability.
Fig. 10(b) and (c) give the output error probabilities,
obtained from the probabilistic error model and HSpice re-
spectively, for max f lat with gate error probability ε = 0.05.
In order to show that max f lat has large number of input
vectors capable of generating maximum output error, we plot
output error probabilities ≥ ((µ)+ (σ)), where µ is the mean
of output error probabilities and σ is the standard deviation.
The notable results are as follows,
• It is clearly evident from Fig. 10(b) that max f lat has
a considerably large amount of input vectors capable of
generating output error thereby making it error sensitive.
Equivalent HSpice results from Fig. 10(c) confirms this
aspect.
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Fig. 10. (a) Output error probabilities for the entire input vector space with gate error probability ε = 0.05 for c17. (b) Output error probabilities ≥ (µ+σ),
calculated from probabilistic error model, with gate error probability ε = 0.05 for max f lat. (c) Output error probabilities ≥ (µ+σ), calculated from HSpice,
with gate error probability ε = 0.05 for max f lat
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Fig. 11. Comparison between the average and maximum output error
probability and run time for ε=0.005, ε=0.05 and variable ε ranging for 0.005
- 0.05 for max f lat
• It is clearly evident that the results from probabilistic error
model and HSpice show the same worst-case input vector,
11101000, that is obtained through MAP hypothesis.
E. Results with multiple ε
Apart from incorporating a single gate error probability ε
in all gates of the given circuit, our model also supports to
incorporate different ε values for different gates in the given
circuit. Ideally these ε values has to come from the device
variabilities and manufacturing defects. Each gate in a circuit
will have an ε value selected in random from a fixed range,
say 0.005 - 0.05.
We have presented the result in Fig. 11 for max f lat. Here
we compare the average and maximum output error probability
and run time with ε=0.005, ε=0.05 and variable ε ranging for
0.005 - 0.05. The notable results are as follows,
• It can be seen that the output error probabilities for
variable ε are closer to those for ε=0.05 than for ε=0.005
implicating that the outputs are affected more by the
erroneous gates with ε=0.05.
• The run time for all the three cases are almost equal,
thereby indicating the efficiency of our model.
VI. CONCLUSION
We have proposed a probabilistic model that computes the
exact maximum output error probabilities for a logic circuit
and map this problem as maximum a posteriori hypothesis
of the underlying joint probability distribution function of
the network. We have demonstrated our model with standard
ISCAS and MCNC benchmarks and provided the maximum
output error probability and the corresponding worst-case
input vector. We have also studied the circuit-specific error
bounds for fault-tolerant computing. The results clearly show
that the error bounds are highly dependent on circuit structure
and computation of maximum output error is essential to attain
a tighter bound.
Extending our proposed algorithm one can also obtain a set
of, say N, input patterns which are highly likely to produce
an error in the output. Circuit designers will have to pay
extra attention in terms of input redundancy for these set
of vulnerable inputs responsible for the high end of error
spectrum. We are already working on the stochastic heuristic
algorithms for both average and maximum error for mid-
size benchmarks where exact algorithms are not tractable.
This work should serve as a baseline exact estimate to judge
the efficacy of the various stochastic heuristic algorithms that
will be essential for circuits of higher dimensions. Our future
effort is to model the gate error probabilities derived from the
physics of the device and fabrication methods; model delay
faults due to timing violations; model variability in the error
probabilities.
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